


WNMD2196A

Dual N-Channel, 12V, 19A, Power MOSFET

<https://www.omnivision-group.com>

V _{SSS} (V)	Max R _{SS(on)} (mΩ)
12	1.5@ V _{GS} =4.5V
	1.7@ V _{GS} =3.8V
	2.6@ V _{GS} =3.1V
	4.0@ V _{GS} =2.5V
ESD Rating:2000V HBM	



Descriptions


The WNMD2196A is Dual N-Channel enhancement MOS Field Effect Transistor and connecting the Drains on the circuit board is not required because the Drains of the MOSFET1 and the MOSFET2 are internally connected. Uses advanced trench technology and design to provide excellent R_{SS(ON)} with low gate charge. This device is designed for Lithium-Ion battery protection circuit. The WNMD2196A is available in CSP-14L package. Standard Product WNMD2196A is Pb-free and Halogen-free.

Features


- Trench Technology
- Supper high density cell design
- Excellent ON resistance for higher DC current
- Extremely Low Threshold Voltage
- Common-drain type
- Small package CSP-14L

Gate1 (FET1) = 1
 Source1 (FET1) = 2,3,4,5,6,7
 Gate2 (FET2) = 8
 Source2 (FET2) = 9,10,11,12,13,14

CSP-14L (Top view)



Pin Configuration



2196 = Device Code

ND = Special Code

Y = Year

W = Week

Marking

Applications

- Lithium-Ion battery protection circuit

Order information

Device	Package	Shipping
WNMD2196A-14/TR	CSP-14L	3000/Reel&Tape

Absolute Maximum ratings

Parameter	Symbol	Maximum	Unit
Source -Source Voltage	V _{SS}	12	V
Gate-Source Voltage	V _{GS}	±8	
Continuous Source Current	I _S ^a	19	A
	I _S ^b	48	
Pulsed Source Current ^c	I _{SM}	189	
Maximum Power Dissipation	P _D ^a	0.57	W
	P _D ^b	3.62	
Operating Junction Temperature	T _J	-55 to 150	°C
Storage Temperature Range	T _{TG}	-55 to 150	°C

Thermal resistance ratings

Single Operation				
Parameter	Symbol	Typical	Maximum	Unit
Junction-to-Ambient Thermal Resistance	R _{θJA} ^a	146	219	°C/W
	R _{θJA} ^b	30	35	

Note:

- FR-4 board (38mm X 38mm X t1.6mm, 70um Copper) minimum pad covered with copper.
- Ceramic substrate (70 mm X 70 mm X t1.0 mm, 70um Copper) fully covered with copper.
- Repetitive rating, ~10us pulse width, duty cycle ~1%, keep initial T_J=25°C, the maximum allowed junction temperature of 150°C.
- The static characteristics are obtained using ~380us pulses, duty cycle ~1%.

Electronics Characteristics ($T_A=25^\circ\text{C}$, unless otherwise noted)








Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Source to Source Voltage	V _{SS}	V _{GS} = 0 V, I _S = 1mA	12			V
Zero Gate Voltage Drain Current	I _{SS}	V _{SS} = 10 V, V _{GS} = 0V TEST CIRCUIT 1			1	uA
Gate Leakage Current	I _{GSS}	V _{SS} = 0 V, V _{GS} = ±8V TEST CIRCUIT 2			±10	uA
		V _{SS} = 0 V, V _{GS} = ±5V TEST CIRCUIT 2			±1	uA
ON CHARACTERISTICS						
Gate to Source Cut-off Voltage	V _{GS(th)}	V _{SS} = 10 V, I _S = 1mA TEST CIRCUIT 3	0.5	0.9	1.4	V
Source to Source On-state Resistance	R _{SS(on)}	V _{GS} = 4.5V, I _S = 9.8A TEST CIRCUIT 4	0.7	1.1	1.5	mΩ
		V _{GS} = 3.8V, I _S = 9.8A TEST CIRCUIT 4	0.75	1.2	1.7	
		V _{GS} = 3.1V, I _S = 9.8A TEST CIRCUIT 4	0.8	1.45	2.6	
		V _{GS} = 2.5V, I _S = 9.8A TEST CIRCUIT 4	0.9	1.95	4.0	
BODY DIODE CHARACTERISTICS						
Body Diode Forward Voltage	V _{F(s-s)}	V _{GS} = 0 V, I _F = 9.8A TEST CIRCUIT 7		0.7	1.2	V
SWITCHING CHARACTERISTICS						
Turn-On Delay Time*	t _{d(ON)}	V _{GS} = 4.0V, V _{SS} = 6.0V, I _S = 9.8A, TEST CIRCUIT 5		1.5		us
Rise Time*	t _r			4.0		
Turn-Off Delay Time*	t _{d(OFF)}			6.5		
Fall Time*	t _f			6.7		
CHARGES, CAPACITANCES AND GATE RESISTANCE						
Input Capacitance*	C _{iss}	V _{GS} = 0 V, f = 1kHz, V _{SS} = 10 V		5989		pF
Output Capacitance*	C _{oss}			1200		
Reverse Transfer Capacitance*	C _{rss}			927		
Total Gate Charge*	Q _{G(TOT)}	V _{G1S1} = 4.0 V, V _{SS} = 6.0V, I _S = 9.8A TEST CIRCUIT 6		62		nC
Threshold Gate Charge*	Q _{G(TH)}			6		
Gate-to-Source Charge*	Q _{GS}			14		
Gate-to-Drain Charge*	Q _{GD}			21		

Note:


* Guaranteed by design, not subject to production testing

Test Circuit


FET1 and the FET2 are both measured. Test circuits are example of measuring the FET1 side

<p>Test Circuit 1 V_{SSS}/I_{SSS}</p>  <p>A circuit diagram showing two FETs, FET1 and FET2, connected in series. FET1 is the primary device being tested, while FET2 is used as a switch. The drain of FET1 is connected to a load resistor R_L. The source of FET1 is connected to the drain of FET2. The gate of FET1 is connected to a voltage source V_{GS}. The source of FET2 is connected to ground. A current meter (A) is connected in parallel with FET1 to measure the drain current.</p>	<p>Test Circuit 2 I_{GSS}</p>  <p>A circuit diagram similar to Test Circuit 1, but with the roles of FET1 and FET2 swapped. FET2 is the primary device being tested, while FET1 is used as a switch. The drain of FET2 is connected to a load resistor R_L. The source of FET2 is connected to the drain of FET1. The gate of FET2 is connected to a voltage source V_{GS}. The source of FET1 is connected to ground. A current meter (A) is connected in parallel with FET2 to measure the drain current. A note states: "When FET1 is measured, Gate and Source of FET2 are short-circuited."</p>
<p>Test Circuit 3 $V_{GS(th)}$</p>  <p>A circuit diagram similar to Test Circuit 1, but with the addition of a voltage source V_{GS} connected to the gate of FET1. This setup allows for measuring the threshold voltage ($V_{GS(th)}$) of FET1. A note states: "When FET1 is measured, Gate and Source of FET2 are short-circuited."</p>	<p>Test Circuit 4 $R_{ss(on)}$</p>  <p>A circuit diagram similar to Test Circuit 1, but with the addition of a voltage source V_{GS} connected to the gate of FET1 and a voltmeter (V) connected between the drain of FET1 and ground. This setup allows for measuring the on-state resistance ($R_{ss(on)}$) of FET1. A note states: "When FET1 is measured, Gate and Source of FET2 are short-circuited."</p>
<p>Test Circuit 5 $t_{d(on)}, t_r, t_{d(off)}, t_f$</p>  <p>A circuit diagram similar to Test Circuit 1, but with the addition of a pulse generator (PG) connected to the gate of FET1. This setup allows for measuring the turn-on time ($t_{d(on)}$), rise time (t_r), turn-off time ($t_{d(off)}$), and fall time (t_f) of FET1. A note states: "When FET1 is measured, Gate and Source of FET2 are short-circuited."</p>	<p>Test Circuit 6 Q_g</p>  <p>A circuit diagram similar to Test Circuit 1, but with the addition of a pulse generator (PG) connected to the gate of FET1 and a current meter (A) connected in parallel with FET1. This setup allows for measuring the gate charge (Q_g) of FET1. A note states: "When FET1 is measured, Gate and Source of FET2 are short-circuited."</p>
<p>Test Circuit 7 $V_{F(S-S)}$</p>  <p>A circuit diagram similar to Test Circuit 1, but with the addition of a voltage source $V_{GS=0V}$ connected to the gate of FET1. This setup allows for measuring the forward voltage ($V_{F(S-S)}$) of FET1. A note states: "When FET1 is measured, +4.5V is added to V_{GS} of FET2."</p>	


Typical Characteristics ($T_A=25^\circ\text{C}$, unless otherwise noted)




Output Characteristics ^d




Transfer Characteristics ^d




On-Resistance vs. Source Current ^d




On-Resistance vs. Gate-to-Source Voltage ^d




On-Resistance vs. Junction Temperature ^d




Threshold Voltage vs. Temperature




Capacitance




Body Diode Forward Voltage ^d




Single Pulse power



Safe Operating Power




Gate Charge Characteristics




Transient thermal response (Junction-to-Ambient)

PACKAGE OUTLINE DIMENSIONS


CSP-14L



TOP VIEW




BOTTOM VIEW



SIDE VIEW


Symbol	Dimensions in Millimeters		
	Min	Typ	Max
A	0.075	0.095	0.125
D	2.96	3.00	3.04
E	2.70	2.74	2.78
b	0.17	0.2	0.23
d		0.25	
e		0.406	
e1		2.03	
e2		0.8375	
e3		0.8375	
e4		0.7625	
e5		0.7625	
L	0.922	0.925	0.928
L1	1.072	1.075	1.078
H		0.355	
H1		0.6625	
H2		0.7375	

RECOMMENDED LAND PATTERN (Unit: mm)




TAPE AND REEL INFORMATION


Reel Dimensions



Tape Dimensions



Quadrant Assignments For PIN1 Orientation In Tape



RD	Reel Dimension	<input checked="" type="checkbox"/> 7inch <input type="checkbox"/> 13inch
W	Overall width of the carrier tape	<input checked="" type="checkbox"/> 8mm <input type="checkbox"/> 12mm
P1	Pitch between successive cavity centers	<input type="checkbox"/> 2mm <input checked="" type="checkbox"/> 4mm <input type="checkbox"/> 8mm
Pin1	Pin1 Quadrant	<input type="checkbox"/> Q1 <input type="checkbox"/> Q2 <input type="checkbox"/> Q3 <input checked="" type="checkbox"/> Q4